Efficient MVL Circuit Design with Use of p-CNTFETs and n-CNTFETs
Por um escritor misterioso
Descrição
Efficient MVL Circuit Design with Use of p-CNTFETs and n-CNTFETs

Design and evaluation of energy-efficient carbon nanotube FET-based quaternary minimum and maximum circuits

PDF) A novel, efficient CNTFET Galois design as a basic ternary-valued logic field

GNRFET- and CNTFET-Based Designs of Highly Efficient 22 T Unbalanced Single-Trit Ternary Multiplier Cell

Micromachines, Free Full-Text

A universal method for designing low‐power carbon nanotube FET‐based multiple‐valued logic circuits - Moaiyeri - 2013 - IET Computers & Digital Techniques - Wiley Online Library

Previous work TMUX with 15 CNTFETs.

Fault Tolerance in Carbon Nanotube Transistors Based Multi Valued Logic

PDF) Efficient CNTFET-based design of quaternary logic gates and arithmetic circuits

5. CNTFET-based design of ternary.pdf

A universal method for designing low‐power carbon nanotube FET‐based multiple‐valued logic circuits - Moaiyeri - 2013 - IET Computers & Digital Techniques - Wiley Online Library

Design of Area Optimised, Energy Efficient Quaternary Circuits Using CNTFETs

Efficient MVL Circuit Design with Use of p-CNTFETs and n-CNTFETs

Energy Efficient Full Adder Cell Design with Using Carbon Nanotube Field Effect Transistors in 32 Nanometer Technology

Design and evaluation of energy-efficient carbon nanotube FET-based quaternary minimum and maximum circuits
de
por adulto (o preço varia de acordo com o tamanho do grupo)